Linearity and Stability Improvement of the Ramp Generator with Low Power Consumption for Single-Slope ADCs

Authors

Faculty of Electrical and Computer Engineering, University of Zanjan, Zanjan, Iran

Abstract

Linearity and power dissipation of ramp signals are the main key aspects for many applications such as single-slope ADCs. This paper presents a low power ramp generator with linearity improvement and a negative feedback for compensation of the variations in process, voltage, and temperature (PVT). In addition an approach for offset cancelation of ramp generator is presented. Derived equations of the proposed ramp generator circuit show the linearity improvement and PVT compensation of the output ramp, with proper choosing of device sizes. In addition, for proving of linearity enhancement, the circuit design and simulations were done in TSMC 0.18-μm technology with Cadence software. Corners analysis and Monte Carlo Simulation results show that linearity of the circuit improved more than 1-bit and 2-bit, respectively. While power dissipation of the circuit and total layout core area are not increased so much in comparison with conventional circuit.

Keywords


[1] C. C. Lee, C. Y. Lu, R. Narayanaswamy, and J. B. Rizk, "A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS," in 2015 Symposium on VLSI Circuits (VLSI Circuits), pp. 62-63, 2015.
[2] J. P. Mathew, K. Long, and B. Razavi, "A 12-bit 200-MS/s 3.4-mW CMOS ADC with 0.85-V supply," in VLSI Circuits (VLSI Circuits), pp. 66-67, 2015.
[3] C. C. Liu, M. C. Huang, and Y. H. Tu, "A 12 bit 100 MS/s SAR-Assisted Digital-Slope ADC," Solid-State Circuits, IEEE Journal of, vol. 51, pp. 2941-2950, 2016.
[4] Y. Hwang, S. Lee, and M. Song, "Design of a CMOS image sensor with a 10-bit two-step single-slope A/D converter and a hybrid correlated double sampling," in Microelectronics and Electronics (PRIME), pp. 1-4, 2014.

[5] حسین شمسی و الهام بهرامی،« تقویت کننده لگاریتمی کم مصرف و کم نویز برای کاربرد ضبط سیگنال‌های زیست-پتانسیل«، مجله مهندسی برق دانشگاه تبریز، جلد 46، شماره 3، صفحه 83-81، 1395.

[6] مهدی حسین‌نژاد و حسین شمسی،« طراحی و شبیه‌سازی مبدل آنالوگ به دیجیتال لوله‌ای مبتنی بر مقایسه‌گر ولتاژ پایین«، مجله مهندسی برق دانشگاه تبریز، جلد 46، شماره 1، صفحه 87-98، 1395.

[7] M. Padash and M. Yargholi, "A novel time-interleaved two-step single-slope ADC architecture based on both resistor ladder and current source ramp generator," Microelectronics Journal, vol. 61, pp. 67-78, 2017.
[8] Y. Shang-Fu and H. Chih-Cheng, "Novel Single-Slope ADC Design for Full Well Capacity Expansion of CMOS Image Sensor," Sensors Journal, IEEE, vol. 13, pp. 1012-1017, 2013.
[9] J. Xu, J. Yu, F. Huang, and K. Nie, "A 10-Bit Column-Parallel Single Slope ADC Based on Two-Step TDC with Error Calibration for CMOS Image Sensors," Journal of Circuits, Systems and Computers, vol. 24, p. 1550054, 2015.
[10] S. Naraghi, M. Courcy, and M. P. Flynn, "A 9-bit, 14 μW and 0.06 mm2 Pulse Position Modulation ADC in 90 nm Digital CMOS," Solid-State Circuits, IEEE Journal of, vol. 45, pp. 1870-1880, 2010.
[11] S. Danesh, J. Hurwitz, K. Findlater, D. Renshaw, and R. Henderson, "A Reconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit Highly Time-Interleaved Counter ADC with Low Power Comparator Design," Solid-State Circuits, IEEE Journal of, vol. 48, pp. 733-748, 2013.
[12] N. Zhang, S. Yao, and Y. Zhang, "An adaptive ramp generator for ADC built-in self-test," Transactions of Tianjin University, vol. 14, pp. 178-181, 2008.
[13] G. D. Willenberg and H. N. Tauscher, "Novel Digital Voltage Ramp Generator for Use in Precision Current Sources in the Picoampere Range," IEEE Transactions on Instrumentation and Measurement, vol. 58, pp. 756-760, 2009.
[14] B. Provost and E. Sanchez-Sinencio, "On-chip ramp generators for mixed-signal BIST and ADC self-test," Solid-State Circuits, IEEE Journal of, vol. 38, pp. 263-273, 2003.
[15] P. Schvan, D. Pollex, and T. Bellingrath, "A 22GS/s 6b DAC with integrated digital ramp generator," in Solid-State Circuits Conference (ISSCC), pp. 122-588, 2005.
[16] L. Wen-Ta, L. Yi-Zhen, H. Jia-Chang, H. Yuh-Shyan, and C. Jiann-Jong, "A high precision ramp generator for low cost ADC test," in Solid-State and Integrated-Circuit Technology (ICSICT), pp. 2103-2106, 2008.
[17] F. Svelto, S. Manzini, and R. Castello, "A three terminal varactor for RF IC's in standard CMOS technology," IEEE Transactions on Electron Devices, vol. 47, pp. 893-895, 2000.
[18] T. P. Wang, "A K-Band Low-Power Colpitts VCO With Voltage-to-Current Positive-Feedback Network in 0.18μm CMOS," IEEE Microwave and Wireless Components Letters, vol. 21, pp. 218-220, 2011.
[19] K. V. Tham, C. Ulaganathan, N. Nambiar, R. L. Greenwell, C. L. Britton, M. N. Ericson, et al., "PVT Compensation for Wilkinson Single-Slope Measurement Systems," Nuclear Science, IEEE Transactions on, vol. 59, pp. 2444-24, 2012.
[20] Ibáñez, S.; Meana, E.; García, P.B.; Morales, R.A.; Cáceres, C.J.; Díaz, M.M.; González, C.L.; Drake, A.; Gutiérrez, J.M.; Florido, M.A; Martos, J., "Four-channel self-compensating single-slope ADC for space environments," Electronics Letters, vol.50, no. 8, pp. 579-581, Apr. 2014.