Triple-Gate MOSFET Transistor using the Silicon-Germanium Tunneling Diode for Kink Effect Improvement

Authors

Faculty of Electrical and Computer Engineering, Semnan University, Semnan, Iran

Abstract

This paper proposes a new structure of triple-gate transistors (SG-TD). By using the silicon-germanium in the source region and creating a diode tunneling inside the source, the characteristic of the proposed triple-gate MOSFET is improved in comparison with a conventional triple-gate MOSFET (C-TG). In the proposed structure , not only insulation under of the transistor channel is maintained, but also it reduces the negative effects. In the structure to prevent the accumulation of holes in the channel region, the silicon-germanium have used. This can reduce the floating body effect (FBE), the self-heating effect (SHE), and the current density of holes in the proposed triple-gate MOSFET . The proposed structure is simulated with 3D-Silvaco software.

Keywords

References

[1] L. Vancaille, V. Kilchytska, D. Levacq, S. Adriaensen,  H. Van Meer, K. De Meyer, G. Torrese, J. P. Raskin and D. Flandre, “Influence of HALO implantation on analog performance and comparison between bulk, partially depleted and fully depleted MOSFETs,” Proc. IEEE Int. SOI Conf., pp. 161 –163, 2002.
[2] M. J. Kumar and A. Chaudhry, “Two-dimensiona l analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs,” IEEE Trans. Electron Devices, vol. 51, no. 4, pp. 569–574, 2004.
[3] J. P. Colinge, “Multiple-gate SOI MOSFETs,” SolidState Electron. , vol. 48, no. 6, pp. 897–905, 2004.
[4] J. P. Colinge, Silicon-on-Insulator: Materials to VLSI, 3rd ed. Norweel MA, USA: Kluwer, 2004.
[5] M. R. Narayanan, H. Al-Nashash and D. Pal,  “Thermal model of MOSFET with SELBOX structure,” Journal of Computational Electronics, vol. 12, pp. 803– 811, 2013.
[6] علی‌اصغر اروجی، زینب رمضانی و عاطفه رحیمی فر، «ترانزیستور اثر میدان فلز نیمه‌هادی در تکنولوژی سیلیسیم روی عایق با استفاده از یک‌تکه اکسید اضافی در کانال برای کاربردهای توان و فرکانس بالا» مجله مهندسی برق دانشگاه تبریز، جلد 46، شماره  4، زمستان 1395
[7] Y, Taur, J. Wu and J. Min. "A Short-Channel–Model for 2-D MOSFETs." IEEE Trans on Electron Devices 63, no. 6, 2016.
[8] حامد نجفعلی زاده و علی‌اصغر اروجی، »طراحی ساختاری از ترانزیستور ماسفت دو گیتی با به‌کارگیری دو ماده، اکسید هافنیم (HfO2) و سیلیسیم-ژرمانیوم (SiGe)  در کانالی از جنس سیلیسیم « (DG-DM) مجله مهندسی برق دانشگاه تبریز، جلد 47، شماره  1، بهار 1396 .
[9] M. K. Anvarifard and A. A. Orouji, “Improvement of electrical properties in a novel partially depleted SOI MOSFET with emphasizing on the hysteresis effect,” IEEE Trans. on Electron Devices, vol. 60, no. 10, 2013.
[10] J. P. Colinge and C. A. Colinge, Physics of Semiconductor Devices, Kluwer Academic Publishers, New York, pp. 165–250, 2005.
[11] International Device Simulation Software, SILVACO TCAD, 2014.
[12] G. Duan, J. Hachtel and R. A. Reed, “Bias dependence of total ionizing dose effects in SiGe-Sio2/HfO2 PMOS FINFETs,” IEEE Transaction on Nuclear Science, pp. 2834-2838, 2014.
[13] K. P. Pradhan, P. K. Sahu, D. Singh, L. Artola and S. K. Mohapatra, “Reliability analysis of charge plasma based double material gate oxid (DMGO) SiGe-On-Insulator (SGOI) MOSFET,” Superlattices and Microstructures, pp. 149-155, 2015.
[14] G.Hiblot, T. Dutta, Q. Rafhay, J. Lacord, M. Akbal, F. Boeuf and G. Ghibaudo. "Accurate boundary condition for short-channel effect compact modeling in MOS devices." IEEE Trans. on Electron Devices 62, no. 1, 2015.
[15] A. Singh Gaur and J. Budakoti. "Energy Efficient Advanced Low Power CMOS Design to reduce power consumption in Deep Submicron Technologies in CMOS Circuit for VLSI Design." Energy, 2014.
[16] H. Bong, W. Hyoung Lee, D. Yun Lee, B. Joon Kim, Jeong H. Cho and K. Cho. "High-mobility low-temperature ZnO transistors with low-voltage operation." Applied Physics Letters, 2010.
TABRIZ JOURNAL OF ELECTRICAL ENGINEERING
Volume 48, Issue 3 - Serial Number 85
November 2018
Pages 985-990

Files

Share

How to cite

Statistics