A novel SOI MESFET by using an additional Oxide Region in channel for high power and high frequency applications

Abstract

Abstract:In this paper a novel SOI MESFET presented which has better DC and frequency characteristics compared with conventional one. The key idea of this work is modifying carrier concentration by using an additional Oxide Region in channel (OR-SOI MESFET) which attach to buried oxide at drain side. In proposed structure break down voltage improves from 13V for Conventional SOI MESFET (C-SOI MESFET) to19V for OR-SOI MESFET by about 47% increasement, so Pmax improved from 0.19 W/mm to 0.25 W/mm. also, frequency parameters such as cut-off frequency (ft), Maximum oscillation frequency (fmax), and Minimum figure noise (Fmin) improved as a result of decreasing gate-drain (Cgd) and gate-source (Cgs) Capacitances. Simulation results show that OR-SOI MESFET has better power and frequency parameters respect with C-SOI MESFET.

Keywords

References

[1] A. A. Oruji, S. Sharbati, and M. Fathipour,  “A new partial-solid MOSFET with modified electric field for break down voltage improvement,” IEEE Transaction on Devices and Materials Reliability, vol. 9, no. 3, pp. 449-453, 2009.
[2] B. C. Jeon, D. Y. Kim, Y. S. Lee, and J. K. Oh, “Buried air gap structure for improving the break down voltage of SOI MESFETs,” Power Electronics and Motion Control Conference, vol. 3, pp. 1061-1063, 2000.
[3] H. Amini Moghadam, A. A. Orouji, and A. Dideban, “A novel 4H–SiC SOI-MESFET with a modified breakdown voltage mechanism for improving the electrical performance,” Semiconductor Science and Technology, vol. 27, no. 1, 2012.
[4] A. A. Orouji, Z. Ramezani, P. Keshavarzi, and A. H. Aminbeidokhti, “A novel high frequency SOI MESFET by modified gate capacitances,” Super lattices and Microstructures, vol. 61, pp. 69-80, 2013.
[5] A. H. Aminbeidokhti, A. A. Orouji,   S. Rahmaninezhad, and M. Ghasemian, “A novel high-breakdown-voltage SOI MESFET by modified charge distribution,” IEEE Transaction Electron Devices, vol. 59, no. 5, 2012.
[6] W. Lepkowski, J. Ervin, S. J.Wilk, and T. J. Thornton, “SOI MESFETs fabricated using fully depleted CMOS technologies,”  IEEE Electron Device Lett., vol. 30, no.  6, pp. 678-680, 2009.
[7] J. Y. Spann, J. Anderson, and R. Thornton, “High-frequency performance of sub threshold SOI MESFETs,” IEEE Electron Device Lett., vol. 25, no. 9, pp. 652-654, 2004.
[8] S. Jit, P. K. Pandeya, and P. K. Tiwaria, “Modeling of the sub threshold current and sub threshold swing of fully depleted short-channel Si–SOI MESFETs,” Solid-State Electron., vol. 53, no. 1, pp. 57-62, 2008.
[9]  محسن گیتی‌زاده و محسن کلانتر، «تعیین مقدار و موقعیت بهینه نصب ادوات FACTS با درنظرگرفتن تابع هدف چندمنظوره و ترکیب آب‌کاری فولاد با برنامه‌ریزی آرمانی،» مجله مهندسی برق دانشگاه تبریز، دوره 39، شماره 1، صفحه 46-37، 1388.
[10] رضا رستمی‌نیا، محسن صنیعی و اصغر اکبری، «تاثیر پالس‌های ادوات الکترونیک قدرت بر وقوع تخلیه جزئی در عایق ماشین‌های الکتریکی با استفاده از مدل‌سازی به روش اجزاء محدود،» مجله مهندسی برق دانشگاه تبریز، دوره 45، شماره 1، صفحه 28-21، 1394.
[11] Device Simulator Atlas, Atlas User’s Manual, Santa Clara, CA, Silvaco Int. Softw., 2012.
[12] M. Yoshimi, H. Hazama, M. Takahashi, S. Kambayashi, T. Wada, K. Kato, and H. Tango, “Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI film,” IEEE Transaction. Electron Devices, vol. 36, pp. 493-503, 1989.
[13] J. Ervin, A. Balijepalli,  P. Joshi,  V. Kushner, J. Yang, and T. J. Thornton, “CMOS-compatible SOI MESFETs with high breakdown voltage,” IEEETransaction Electron Devices, vol. 53, no. 12, pp. 3129-3135, 2006.
[14] S. M. Sze, and K. K. Ng, Physics of Semiconductor Devices, 3rd ed., Hoboken, NJ, Wiley, 2007.

Files

Share

How to cite

Statistics