<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ArticleSet PUBLIC "-//NLM//DTD PubMed 2.7//EN" "https://dtd.nlm.nih.gov/ncbi/pubmed/in/PubMed.dtd">
<ArticleSet>
<Article>
<Journal>
				<PublisherName>University of Tabriz</PublisherName>
				<JournalTitle>Tabriz Journal of Electrical Engineering</JournalTitle>
				<Issn>2008-7799</Issn>
				<Volume>49</Volume>
				<Issue>2</Issue>
				<PubDate PubStatus="epublish">
					<Year>2019</Year>
					<Month>07</Month>
					<Day>23</Day>
				</PubDate>
			</Journal>
<ArticleTitle>A Novel Analog Switch for High Precision Switched-Capacitor Applications</ArticleTitle>
<VernacularTitle>A Novel Analog Switch for High Precision Switched-Capacitor Applications</VernacularTitle>
			<FirstPage>913</FirstPage>
			<LastPage>923</LastPage>
			<ELocationID EIdType="pii">9146</ELocationID>
			
			
			<Language>FA</Language>
<AuthorList>
<Author>
					<FirstName>S.</FirstName>
					<LastName>Naghavi</LastName>
<Affiliation>School of Electrical Engineering, Iran University of Science and Technology , Tehran, Iran</Affiliation>

</Author>
<Author>
					<FirstName>A.</FirstName>
					<LastName>Abrishamifar</LastName>
<Affiliation>School of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran</Affiliation>

</Author>
</AuthorList>
				<PublicationType>Journal Article</PublicationType>
			<History>
				<PubDate PubStatus="received">
					<Year>2017</Year>
					<Month>07</Month>
					<Day>12</Day>
				</PubDate>
			</History>
		<Abstract>The performance of a switched capacitor circuit strongly depends on its analog switches. This paper introduces a new technique to design a high precision analog MOS switch for switched-capacitor applications. To satisfy the accuracy requirements of the switch, a novel technique is proposed to minimize the charge injection and clock feed-through errors by using a very simple structure. Moreover, an innovative approach to increase the off-resistance of the switch and consequently minimizing its leakage current is presented. In order to evaluate the performance of the proposed switch, simulations are done in a 18μm standard CMOS technology. The on-resistance of the proposed switch is less than 560Ω over entire input signal range which completely satisfies the tracking bandwidth requirements. In addition, since the proposed switch provides an ultra-high off-resistance in the range of several GΩs, the leakage current of the proposed switch is negligible. Simulation results also show that switch induced errors are significantly eliminated by using the proposed cancellation technique. The output error charge due to charge injection and clock feed-through over a wide range of the input signal variation is less than 1.6fC. Moreover, simulation results show that the proposed switch achieves signal to noise plus distortion ratio (SNDR) of 80.55dB, effective number of bits (ENOB) of 13.08, total harmonic distortion (THD) of -81.41dB and spurious-free dynamic range (SFDR) of 87.7dB for a 2.5MHz sinusoidal input of 800mv peak-to-peak amplitude at 200MHz sampling rate with a 1.8V supply voltage.</Abstract>
			<OtherAbstract Language="FA">The performance of a switched capacitor circuit strongly depends on its analog switches. This paper introduces a new technique to design a high precision analog MOS switch for switched-capacitor applications. To satisfy the accuracy requirements of the switch, a novel technique is proposed to minimize the charge injection and clock feed-through errors by using a very simple structure. Moreover, an innovative approach to increase the off-resistance of the switch and consequently minimizing its leakage current is presented. In order to evaluate the performance of the proposed switch, simulations are done in a 18μm standard CMOS technology. The on-resistance of the proposed switch is less than 560Ω over entire input signal range which completely satisfies the tracking bandwidth requirements. In addition, since the proposed switch provides an ultra-high off-resistance in the range of several GΩs, the leakage current of the proposed switch is negligible. Simulation results also show that switch induced errors are significantly eliminated by using the proposed cancellation technique. The output error charge due to charge injection and clock feed-through over a wide range of the input signal variation is less than 1.6fC. Moreover, simulation results show that the proposed switch achieves signal to noise plus distortion ratio (SNDR) of 80.55dB, effective number of bits (ENOB) of 13.08, total harmonic distortion (THD) of -81.41dB and spurious-free dynamic range (SFDR) of 87.7dB for a 2.5MHz sinusoidal input of 800mv peak-to-peak amplitude at 200MHz sampling rate with a 1.8V supply voltage.</OtherAbstract>
		<ObjectList>
			<Object Type="keyword">
			<Param Name="value">Analog switch</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">channel charge injection</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">clock feed-through</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">sub-threshold leakage</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">switched capacitor circuit</Param>
			</Object>
		</ObjectList>
<ArchiveCopySource DocType="pdf">https://tjee.tabrizu.ac.ir/article_9146_85a4300f0ab4fe49b64d4598ac0d2b58.pdf</ArchiveCopySource>
</Article>
</ArticleSet>
